Electronic Design Automatic Tools:CADENCE and Vivado, KPR Institute Engineering and Technology, Autonomous Engineering Institution, Coimbatore, India

AICTE Yashasvi Scholarship Scheme for Students Pursuing Core Engineering Branches To apply for the Yashasvi Scholarship Scheme, click here. Education loan is available under the PM Vidyalaxmi Scheme for meritorious students. For more details, click here. AICTE Yashasvi Scholarship Scheme for Students Pursuing Core Engineering Branches To apply for the Yashasvi Scholarship Scheme, click here. Education loan is available under the PM Vidyalaxmi Scheme for meritorious students. For more details, click here.

TNEA:2764 TNEA Counselling Code: 2764

Title
Electronic Design Automatic Tools:CADENCE and Vivado

Hybrid Event
Electronic Design Automatic Tools:CADENCE and Vivado
Workshop National
DATE
Dec 18, 2025 to Dec 19, 2025
TIME
09:30 AM to 04:00 PM
DEPARTMENT
EC
TOTAL PARTICIPATES
30
Electronic Design Automatic Tools:CADENCE and Vivado Electronic Design Automatic Tools:CADENCE and Vivado
Summary

At the end of the workshop, participants will be able to:

Understand the VLSI and FPGA design flow using industry-standard tools such as Cadence and Xilinx Vivado.

Apply HDL concepts (Verilog/VHDL) to design, simulate, and verify digital circuits in both ASIC and FPGA environments.


***END***


Still wondering where to begin?
Apply Now

KPRIET – An AI Integrated Campus

Preparing future-ready engineers with AI-integrated teaching and learning. KPRIET integrates Artificial Intelligence across teaching, learning, research and innovation to create a smarter, future-ready campus experience for students and faculty.

KPRIET - AI Integrated Campus